Abstract-An ultra low-power digital signal processor (DSP) is new DSP is designed for flexibility as well as low power. Its proposed for the digital hearing aid. The DSP has a SNR low power architecture is based on energy-efficient monitor to vary its internal clock frequency in accordance with algorithm and composed of low power ROM and a power the input signal level. Digital filters use hardwired barrel efficient clock generator. In section II, the proposed system shifters in place of multipliers, and a parameter ROM provides will be overviewed. Section III describes the design of the filter parameters. The clock generator consumes only 1 JiW at building blocks, and Section IV shows the simulation results. sub-IV. The DSP consumes only 10 tW at 0.9-V single supply, Finally, Section V concludes the paper. In order to overcome these drawbacks of the analog approach, this paper proposes a noise-robust digital SNR L monitor and integrates it into the digital signal processor | (DSP) for the power reduction. Since the general purpose DSPs consume considerable power for SNR monitoring, a Figure 1 . Hearing aid system with proposed DSP 0-7803-9390-2/06/$20.00
II. SYSTEM OVERVIEW
shows the overall architecture of the digital hearing I. INTRODUCTION aid system with the proposed DSP. As input signal passes
Steadily increasing demands for digital hearing aids in through the SNR monitor, its amplitude is examined. Then, the biomedical electronic system market needs low power the monitor triggers the clock generator to vary its clock operations, and many researches have been focused on frequency. Initially the clock runs at high frequency (64 kHz).
reducing power consumption in hearing aid systems [1] , [2] .
If the amplitude of the input signal is sufficiently large, the This is because less power consumption translates into clock generator provides a low frequency (32 kHz) clock to longer battery lifetime. General approaches to achieve low the DSP. In addition, the AFE is triggered to adaptively power consumption are to decrease the supply voltage level choose the order of the internal sigma-delta modulator and/or the system clock frequency. However, lowering the between 2 and 3. The high sound level of over 90-dB SPL is voltage level and frequency is limited by signal-to-noise ratio unlike in the case of normal sound level of 30 to 90-dB SPL (SNR) in hearing aid system, since it may result in degraded and high performance processing is not required. By SNR, which is not suitable for hearing aid applications.
adaptively changing its processing performance in the each sound region, unnecessary power consumption can be To solve this problem, we presented an analog front-end removed [3] , [4] .
(AFE) using adaptive-SNR technique [3] , [4] in which the clock frequency and the order of the sigma-delta modulator Fig. 2 [5] . This is because most of the patients, who have hearing problems, suffer from ski slope loss [5] . It is much worse in hearing high frequencies than in Figure 4 . Digital envelope detection algorithm the lower frequencies. To compensate the ski slope loss, HI has a higher gain than LO does. C_ck chooses the clock frequency between 32 kHz and 64 digital envelope detector, reducing the input load and kHz while the C_order selects the order of the sigma-deltaresolving the noise problem at the same time. Fig. 4 is the modulator in AFE between 2 and 3 [3] , [4] . digital envelope detection algorithm [6] , and divide the input signal into 2 channels, we used a band-pass filter and a notch filter [7] . In contrast to the traditional band-C. Clock Generator splitting scheme with a low-pass and a high-pass IIR filters, Current starved ring oscillator, often used in low-power this structure uses FIR filter and reduces power consumption oriented system, is used in the proposed low power clock and physical size for the similar results. This is because generator. Typically, the supply voltage variation is infinite impulse response (IIR) filter suffers from finite suppressed by the cascode structure in the current source [9] . word-length problems and consumes more power than FIR However, this structure limits the voltage headroom severely [8] . Moreover, IIR has inevitable error accumulation and and is not applicable to this system which requires sub-IV phase non-linearity problem which is not suitable for hearing operation. Hence the proposed clock generator, as shown in aid applications. Each bit line has a regenerating PMOS (MI and M2) to fully In addition to channel division, elimination of the charge the bit line up to the supply voltage level, preventing multipliers reduces the gate counts considerably and lowers the unwanted threshold voltage drop caused by NMOS. power consumption further. This is because all of the Without any DC path, this scheme helps to minimize the coefficients in FIR filter are given as the powers of 2 making static ower consumption. it possible to replace the multipliers with hardwired barrel pop shifters [7] for low power dissipation.
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The DSPiss y n t h e s i z e d while theclockgenerator and the Input Amplitude (dB) gate count is 10k, and total power consumption of the DSP is Figure 12 . SNR vs. Input 10-ptW at 0.9-V supply voltage. This system consumes 20% less power than the hearing aid system does without the^200 Output proposed features, and the result shows a considerable power E 004nput reduction compared with the previous work [1] Fig. 12 . The proposed, designed, implemented and measured for a sub-lV input signal magnitude adaptively changes the clock digital hearing aid. It integrates the SNR monitoring and frequency of the DSP and order of the AFE. Using the energy-efficient algorithm, combined with the low power internal clock generator with low clock jitter provides 6-dB clock generator and a low power parameter ROM, consumes enhancement in measured SNR value compared with our only 80% of the overall power of the digital hearing aid previous works [3] , [4] . Simulation results of the hearing aid system without them. The DSP block and the clock generator system with the proposed DSP is shown in Fig. 13 DSP is less than lmsec. This is short enough to prevent a patient to be confused with the time-lag between lip-reading
